Abstract. This paper investigates the synthesis of quantum networks built to realize ternary switching circuits in the absence of ancilla bits. The results we established are twofold. The first shows that ternary Swap, ternary Not and ternary Toffoli gates are universal for the realization of arbitrary n × n ternary quantum switching networks without ancilla bits. The second result proves that all n × n quantum ternary networks can be generated by Not, Controlled-Not, Multiply-Two, and Toffoli gates. Our approach is constructive.
Introduction
Quantum computation connects ideas from computer science and physics [1] . Reversible circuits are a necessary subclass whose realization is required for any quantum computer to be universal. Three state quantum systems have recently been discussed in the framework of cryptography [2] , and the concept of a qudit cluster state has been proposed [3] . Qudit systems received further study in [5] and [6] wherein quantum hybrid gates acting on tensor products of qudits of different dimensions were discussed. Recently synthesis for d-level systems showing asymptotic optimality was also proposed [4] . The study in [5] and [7] found hybrid quantum gates that, when considered to be controlled by and act on three level quantum systems define the hybrid Toffoli, Swap and Not gates used in this paper. The physical realization of these hybrid gates might be accomplished via spin systems [5, 8] or quantum harmonic oscillators [5, 8] . A universal set of ternary quantum gates enables the realization of any tristate switching network on a candidate qudit realization.
The computer science community has also experienced recent interest in the universal sets of gates required for ternary quantum computing systems; the main results of which appear in [9, 10, 11] . In these gates, arbitrary Galois field operations are used in the so-called Toffoli gates of the ESOP-based (Exclusive Sums-of-Products) realization of binary reversible circuits, where Galois addition and multiplication replace the XOR and And gates, respectively. The ESOP circuit synthesis programs use heuristic rule-based search strategy to minimize each output as an Exclusive Sum of Products realized as k-input (k ≤ n) Toffoli gates. We observe that the universality discussed in the literature has an assumption that the inputs of gates can be set to constant values, thus ancilla bits are used [9, 10, 11] . These programs can be applied to large functions but their disadvantage is that they create m ancilla bits (one for each output) and use multi-input gates that may be expensive. Although [5] discussed entanglement generation ‡ with and without ancilla qudits, in both the physics and computer science community neither the ternary switching universality of the introduced sets of gates nor the proof of a synthesis algorithms convergence was given.
Group theory [12] has found particular use to generate reversible logic circuits [13] . Some notable results appear in [13] and [14] [15] [16] and are applicable to the synthesis of quantum switching networks. The motivation of this paper is to find the universality of a gate family [17] to be used in synthesis of ternary reversible circuits without ancilla bits. We prove that ternary Swap, Not and Toffoli gates [5] are universal for realization of arbitrary ternary n × n reversible circuits without ancilla bits. Moreover we create an algorithm for one of these gate families that is provably convergent. Our algorithm is constructive and effective in both space and time resources. This paper is organized as follows. First, in Sec. 2, we introduce some basic definitions of ternary switching networks and the needed group theory natation, terms and results. We then present our main results: Theorem 1 and 2 after four Lemmas. Second, we conclude this paper. Finally, in the appendix, we prove Lemma 4, and present two examples to illustrate the synthesis process for a given ternary reversible circuit.
Main results
This section begins by presenting some basic definitions of ternary switching networks and the needed group theory notation and terms. A ternary reversible logic circuit with n inputs and n outputs is also called an n × n ternary reversible gate. There are a total of (3 n )! different n × n ternary reversible circuits.
The concept of a permutation group and its relationship with reversible circuits will now be introduced. [12] . A permutation group is simply a subgroup [12] of a symmetric group.
A mapping s : M → M can be written as:
Here we use a product of disjoint cycles as an alternative notation for a mapping [12] . For example,
can be written as (
Denote "( )" as the identity mappings direct wiring and call this the unity element in a permutation group. The inverse mapping of mapping s is denoted as s −1 . As per convention, a product s⋆ t of two permutations applies mapping s before t.
We order the 3 n different n-input assignment vectors as:
and denote them by a 1 , a 2 , a 3 ,. . . , a m , where m = 3 n . Thus a n × n ternary reversible circuit is just a permutation in S m (where m = 3 n ), and vice versa. Cascading two gates is equivalent to multiplying two permutations. In what follows, no distinction between an n × n reversible gate and a permutation in S m (where m = 3 n ) will be made.
Defintion 3 (Swap Gate) A Swap gate E i,j exchanges the i
th bit B i and the j th bit B j , i.e. P i = B j , P j = B i ; P r = B r , if r = i, j.
Defintion 4 (Ternary Not Gate) A Ternary Not Gate N j is defined as:
one-to-one, and onto mapping.
Defintion 5 (Ternary Toffoli Gate) A Ternary Toffoli Gate T is defined such that if
, and the other assignment vectors do not change. 
From the definition of T , we have
. Thus, T is a 3-cycle, and
Defintion 7 (even permutation and odd permutation) A permutation is even if it is a product of an even number of 2-cycles and odd if it is an odd a product number of 2-cycles.
Obviously, a 3-cycle is an even permutation. For instance, (1, 3, 2) = (2, 3) (3, 1). The product of some even permutations is also an even permutation. The product of an odd number of odd permutations is an odd permutation. The product of an even number of even permutations with an odd number of odd permutations is an odd permutation. The product of an even number of odd permutations is an even permutation.
Lemma 1 E i,j is: a product of 3 n−1 disjoint 2-cycle permutations, an odd permutation and (E i,j ) −1 = E i,j .
Proof: 1 From the definition of E i,j , we have the mapping of
There are 3 n−2 cases for the assignments of the n − 2 positions except B i and B j . Thus, there are 3 n−2 ⋆ 3 = 3
The Proof of Lemma 1 is therefore complete.
Lemma 2 N i is a product of 3 n−1 disjoint 3-cycle permutations and
Proof The proof of Lemma 4 and some examples illustrating the synthesis process for a given ternary reversible circuit are given in Appendix.
Theorem 1 All n × n ternary reversible circuits can be generated by Swap, Not, and Toffoli gates.
Proof: 3 Let g be a n × n ternary reversible circuit. Q.E.D.
The following algorithm is given to synthesize any n × n ternary reversible circuit:
Algorithm: Synthesize any n × n ternary reversible circuit g. Input: Swap gate, Not gate, Toffoli gate, and g;
This algorithm can be implemented in terms of the above Lemmas. Line 1 is based on Lemma 3. Line 2 is a logical consequence from Lemma 4. Line 3 is a direct result from line 1 and 2. In terms of Lemma 1 and lines 1, 2, and 3, we have Line 4. From line 4 and Lemma 1, line 5 is derived.
In binary reversible logic, there is a result stating that: "All n×n binary reversible circuits can be generated by Swap, Not, and Toffoli gates [15, 17] ". This leads to Conjecture 1 which represents an open problem. Although it has not been proven yet, we strongly believe that it is true.
Conjecture 1 All n × n p-value (p ≥ 3) reversible circuits can be generated by Swap, Not, and Toffoli gates (change modulo 3 to modulo p).
In the following, we give some properties of other ternary gates. Theorem 2 All n × n ternary reversible circuits can be generated by Not, ControlledNot, Multiply-Two, and Toffoli gates.
Proof: 4 Using algorithm MLR in [18], we obtain:
From Theorem 1, we can draw the conclusion that all n × n ternary reversible circuits can be generated Not, Controlled-Not, Multiply-Two, and Toffoli gates.
Q.E.D.
Based on the similarity to binary quantum switching networks, the set of Not, Controlled-Not, Multiply-Two, and Toffoli gates is a more practical set for synthesis. C-Not is a known gate and widely used gate as is the Not gate. The Toffoli is a natural extension of C-Not and Not gates. Multiply-two is a single qudit gate so it should be not expensive. The cost of quantum gates dependents on different technologies. We hope this set has some cost advantage when it is used to realize any ternary reversible circuit. In this paper, we just prove that this set is a universal set. But the synthesis method based on the proof of theorem 2 is not length efficient. We are still looking for a length efficient synthesis algorithm with this set.
Conclusion
We demonstrated that ternary Swap, ternary Not and ternary Toffoli gates are universal for realization of arbitrary ternary n × n reversible circuits without ancilla bits. We also proved that all n × n ternary reversible circuits can be generated Not, Controlled-Not, Multiply-Two, and Toffoli gates. Our approach is constructive, so it is effective in both space and time resources but not optimal. The construction of qudit quantum gates (including ternary reversible gates) was discussed in [5] [6] [7] [8] . The costs of multi-level reversible gates dependents on the realization of technologies. Our next plan is to find the cost of these ternary reversible gates, and create an algorithm with optimal cost by using these gates.
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Appendix: A proof of Lemma 4
Lemma 4: For any three different assignment vectors u, s and t, the 3-cycle permutation (u, s, t) can be generated by Not gate N j , Swap gate E i,j , and Toffoli gate T .
Proof : We denote the vectors u, s and t as the following matrix:
In the 3-row matrix P , a column having different elements is called a heterogeneous column. Otherwise, it is called homogeneous column.
Let H = P Q be the matrix composed of all the 3 n different n-input assignments where Q is composed of 3 n−3 different n-input assignment vectors except u, s and t. From the definition, the operations of Swap, Not, and Toffoli gates on H are as follows.
• Swap gate E i,j interchanges column i and column j.
• Not gate N i is an operation 3 1 for all elements in column i.
• Toffoli gate T interchanges three rows: (0,1,1,. . . ,1) to (1,1,1,. . . ,1), (1,1,1,. . . , 1) to (2,1,1,. . . ,1), (2,1,1,. . . ,1) to (0,1,1,. . . ,1), and the rest rows remain fixed.
Now we consider the matrix P for the following three cases:
There is only one heterogeneous column in the matrix P .
(i) We can use a Swap gate E i,j to exchange the heterogeneous column to the first column position. (ii) Using Not gates N j , we can assign all the elements in the homogeneous columns as values 1. (iii) Using Toffoli gate T or T ⋆ T gates (if (u 1 , s 1 , t 1 ) = (0,1,2), or (1,2,0), or (2,0,1), use T , otherwise T ⋆T ), we can reorder the rows r 1 , r 2 , r 3 to r 2 , r 3 , r 1 in the matrix P . (iv) Finally, using the inverse of the Not and Swap gates used in steps 2 and 1 to recover the changed digital numbers, we obtain the 3-cycle (u, s, t).
Denote P (i) and Q (i) as the image matrices of P and Q after the i th step, i = 1, 2, 3, 4. Then the operations of the 4 th step are as follows:
This process means that an arbitrary 3-cycle permutation (u, s, t) with only one heterogeneous column in the matrix P can be generated by using Not gates, Swap gates and one or two Toffoli gate(s). Example 1 shows this process.
We use notation (N −1
3 )(N −1
3 ) = (N 3 ) −2 . In fact, at the end of step 3, we can write a generating expression of (u, s, t) as a product of the Swap gates, Not gates, and Toffoli gates without performing step 4. We perform step 4 in Example 1 just to show that this process is correct.
Case 2: There are two heterogeneous columns among u, s and t.
(i) Using Swap gates, we can exchange columns such that the first and second columns are heterogeneous and the number of different elements in the first column is no more than that in the second column. (ii) Using Not gates, set all the elements in the homogeneous columns as values 1.
(iii) Using Swap, Not, and Toffoli gates, set the elements of the second columns as value 1. We have the following three subcases:
• Subcase 1: There are two different elements in the first column and three different elements in the second column. Without loss of generality, we assume
to make the elements in column 1 be 1s. Finally, exchange columns 1 and 2. As a result, the elements in the first column are different and the elements of other elements in P are all 1s.
• Subcase 2: There are two different elements in the first column and the second column, respectively. Without loss of generality, we assume u 2 = s 2 = t 2 . Then u 1 = s 1 . We use Not gate(s) to change u 2 and s 2 to 1s if they are not 1s. Then use T or T ⋆ T to change u 1 and s 1 such that the elements in the first column are different with each other. Finally, exchange columns 1 and 2. Then, the resulting matrix P becomes the subcase 1.
• Subcase 3: There are three different elements in the first column and the second column, respectively. Without loss of generality, we assume u 2 = 1. After using T , we change u 1 to s 1 or t 1 . Then, the resulting matrix P becomes the subcase 1. (iv) Using Toffoli gate T or T ⋆ T to change the order of the first three vectors as expected (we can reorder the rows r 1 , r 2 , r 3 to r 2 , r 3 , r 1 ).
(v) Finally, using the inverse of these Not gates, Swap gates and Toffoli gates in the steps 3, 2, and 1 to recover these changed digital numbers, we obtain the 3-cycle (u, s, t).
The action of the 5 th step is:
Example 2 shows the process executed in case 2. 
In fact, after step 4, we can write a generating expression of (u, s, t) as a product of the Swap gates, Not gates, and Toffoli gates without executing step 5. We perform step 5 in Example 2 just to show that the process is correct.
Note: After finishing the whole process in case 1 and 2, the remaining 27-3 = 24 rows are not affected by the string of gates. And in the process, we can find the realization without considering these 24 rows. Thus, we only act these gates on the three rows u, s and t.
Case 3: There are more than two different bits among u, s and t. Similar to the binary reflective Gray code [19] , we can also reflectively encode the ternary vectors in an order x 1 , x 2 , . . . , x m , where m = 3 n such that there is only one bit different between two vectors x i and x i+1 , for 1 ≤ i ≤ m − 1. Therefore, we can find i < j < k, such that x i , x j , and x k are a permutation of u, s, and t, respectively. Namely, (u, s, t) = (x i , x j , x k ) or (u, s, t) = (x i , x j , x k ) 2 .
